



Design Of Polar Communication System Using Maximum Likelihood Decoding

P SATYA PRIYANKA

MTech student, Dept of ECE, Priyadarshini
Institute of Technology & Science for Women's,
Chintalapudi, Tenali, A.P, India.

A SOMA SEKHAR

Associate Professor, Dept of ECE, Priyadarshini
Institute of Technology & Science for Women's,
Chintalapudi, Tenali, A.P, India.

Abstract: The recently-discovered polar codes are seen as a major breakthrough in coding concept; they provably accomplish the academic capacity of distinct memory much less networks using the reduced complexity successive termination (SC) translating formula. Motivated by current growths in polar coding theory, we recommend a household of effective equipment applications for SC polar decoders. Nevertheless, these previous efforts concentrated on design of polar decoders through deterministic computation, while the behavior of stochastic polar decoder, which can have prospective advantages such as low complexity as well as strong error-resilience, has not been studied in existing literary works. This paper, for the very first time, checks out polar decoding making use of stochastic logic. Especially, the commonly-used succeeding termination (SC) algorithm is reformulated into the stochastic type. Several techniques that can potentially boost translating performance are reviewed and also evaluated. Simulation results reveal that a stochastic SC decoder can attain comparable error-correcting performance as its deterministic counterpart. This work can lead the way for future equipment style of stochastic polar codes decoders.

Keywords: Succeeding Termination; High Speed; High Efficiency; And Algorithm;

1. INTRODUCTION

As the initial capacity-achieving network codes [1], polar codes have gotten significant attention from both coding theory as well as VLSI style areas. Specifically, researchers have concentrated on style of efficient polar decoders given that the decoder is the crucial component of network codec. Numerous polar code deciphering formulas, consisting of successive cancellation (SC), SC checklist, belief proliferation (BP), have actually been proposed as well as more maximized. Furthermore the corresponding hardware styles of these translating algorithms have been created and also reported. To date, the research study on polar codes is the most active field amongst all the network codes. However, it is discovered that all the previous service polar decoding have actually been based upon deterministic computation. Although deterministic computing plan has actually obtained terrific success in past years, it is dealing with serious obstacles in current nanoscale CMOS age that has rigorous demands on power, mistake tolerance and also rate. As necessary, stochastic computer, which has integral advantage on error durability as well as reduced complexity, is expected to use its special advantages to resolve this problem. To date stochastic computer has been applied in various scenarios, such as image handling, control systems as well as interaction systems. Specifically, stochastic decoders were investigated for various channel codes, that includes LDPC codes, convolution codes, and LDPC convolution codes (LDPC-CC). Nonetheless, no work with stochastic polar decoders have been reported. This paper provides

styles for polar code decoders making use of stochastic computer. Initially, the commonly-used deterministic SC formula is reformulated into the stochastic kind. After that, different approaches that can potentially improve the translating efficiency are examined as well as talked about. Simulation results reveal that the stochastic polar SC decoder can accomplish similar error-correcting efficiency as its deterministic counterpart. In recap, this job leads the way for future efficient hardware layout of stochastic polar code decoders.




Fig.1.1. Polar encoder of N = 8, (b) SC decoder of N = 8.

2. PREVIOUS WORK:

Polar codes create a family of mistake correcting codes with an explicit and also reliable construction inscribing and also deciphering algorithms. They accomplish network capacity-- asymptotically in the code length n -- when the underlying network is memory much less as well as has a discrete input alphabet. To date, they are the initial codes to provably accomplish channel ability with tractable decoding complexity. Furthermore, in some details logical applications, such as achieving the privacy ability of the wiretap channel in the basic case,

polar codes are the only well-known remedy which is both explicit and also efficient. They are for that reason seen as a significant development in coding and information theory. From an useful perspective, nonetheless, polar codes come close to accomplishing the channel capacity only for large code lengths, e.g. $n \geq 2^{20}$. Recent works have consequently begun to deal with the concern of efficiency at shorter code lengths. For instance, it was received that the belief proliferation (BP) decoding of polar codes improved their performance compared to succeeding cancellation (SC) deciphering without an increase in block length n . This efficiency gain is however acquired at the expenditure of a rise in deciphering complexity. Listing decoding also boosts performance without a rise in code length; however, deciphering intricacy expands linearly in list size. Driven by current theoretical advances connected to polar codes and the added intricacy incurred by the use of BP or checklist decoding, we intend to locate effective hardware styles for SC decoding, enabling both high throughput as well as low location implementations of moderate length polar decoders.

3. PROPOSED SYSTEM

approximate computing has emerged as a promising solution to achieve high speed and/or low power. Usually, digital signal processing (DSP) systems require 100% computation precision. However, for some errorresilient systems, their performances may not be seriously degraded by a certain degree of computational errors. FEC decoders can be viewed as a kind of error-resilient DSP system. Some related work to investigate the error-resilient feature of polar decoders.

A polar code can be represented using a binary tree naturally. The tree representation of an (8, 3) polar code is depicted in Fig, where the white and black leaf nodes are frozen and information bits, respectively. In Fig, node v receives N_v -dimension soft-message vector α_v from its parent node. Then, node v calculates α_l using Eq. (1a). Once the estimated constituent code β_l is obtained, node v calculates α_r using Eq. (1b). Node v waits until β_r is ready. Then, it sends β_v to its parent node. β_v is calculated according to:

$$f(a, b) = \text{sign}(a)\text{sign}(b) \min(|a|, |b|),$$

$$g(\hat{u}_s, a, b) = a(-1)^{\hat{u}_s} + b.$$

In the decoding tree, rate-0 (rate-1) nodes are the nodes whose leaf nodes all represent frozen (information) bits. Since the output of a rate-0 node is always a zero vector, there is no need to traverse its child nodes. Similarly, the output of a rate-1

node can be calculated directly using hard decisions. Therefore, the decoding tree can be pruned, as shown in Fig. The striped node in Fig. is called ML nodes, of which the constituent code can be decoded using ML algorithm. Besides, single-parity check (SPC), repetition (REP), and REP-SPC nodes were proposed. Low-complexity decoding principles can be applied when encountering certain types of nodes.




Fig.3.1. The decoding trees of an (8, 3) polar code: (a) SC, (b) SSC, and (c) ML-SSC

4. SIMULATION RESULTS

There were several implementations of SC and SSC-based decoders for short or moderate code length. It was demonstrated that the decoding latency is proportional to the code length. So the long polar codes are subjected to long decoding latency. Therefore, we are more interested in accelerating the decoding procedure of long codes. The previous work implemented similar decoders on FPGA. The semi-parallel architecture was used, where the number of PE was constrained. The typical numbers of PEs (P) are 64 or 256.




Fig.4.1. Simulation results.

Verification of the hardware design was carried out by means of functional simulation. Specifically, a test bench was written to exercise the decoder using 103 to 106 randomly generated noisy input vectors. The output of the simulated hardware decoder was then compared to its software counterpart, whose error-correction capabilities had previously been verified experimentally. This validation was repeated for various combinations of SNR and code lengths to ensure good test coverage.




Fig.4.2. Line decoder area for different quantization and code lengths, TSMC 65nm

5. CONCLUSION

Polar codes have recently generated great interest from a theoretical point of view. In this paper, we explore the hardware implementation of polar code decoders; we propose two SC decoders architectures with linear complexity. Software simulations allowed us to validate the proposed min-sum approximation, and to determine implementation parameters, such as the quantization level. For the most efficient decoder—the line-decoder—we provided a detailed description of each component block. Logic synthesis using a standard cell library confirmed the linear evolution of hardware complexity with respect to the code length.

REFERENCES

- [1] E. Arıkan, "Channel polarization: A method for constructing capacity-achieving codes for symmetric binary-input memoryless channels," *IEEE Trans. on Inform. Theory*, vol. 55, no. 7, pp. 3051–3073, Jul. 2009.
- [2] I. Tal and A. Vardy, "How to construct polar codes," submitted to *IEEE Trans. Inform. Theory*, available online as arXiv:1105.6164v2, 2011.
- [3] E. Sasoglu, E. Telatar, and E. Arıkan, "Polarization for arbitrary discrete memoryless channels," in *Proc. IEEE Information Theory Workshop ITW 2009*, 2009, pp. 144–148.
- [4] H. MahdaviFar and A. Vardy, "Achieving the secrecy capacity of wiretap channels using polar codes," in *IEEE ISIT 2010*, Jun. 2010, pp. 913–917.
- [5] N. Hussami, R. Urbanke, and S.B. Korada, "Performance of polar codes for channel and source coding," in *IEEE ISIT 2009*, Jun. 2009, pp. 1488–1492.
- [6] Ido Tal and Alexander Vardy, "List decoding of polar codes," in *Proc. (ISIT) Symp. IEEE Int Information Theory*, 2011.

- [7] R. Gallager, *Information Theory and Reliable Communications*, John Wiley, New York, 1968.
- [8] M.P.C. Fossorier, M. Mihaljevic, and H. Imai, "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation," *IEEE Trans. on Comm.*, vol. 47, no. 5, pp. 673–680, May. 1999.